Abstract-The paper describes a new application of flying capacitor multi-level inverters whereby a three-phase, four-leg three-level inverter is used for harmonic current cancellation and unbalanced current compensation in a 4-wire system. A direct 3D-PWM scheme is developed to deal with the increased state redundancy in the four-leg flying capacitor multilevel inverter. Test results show much superior performance in the four-leg case, which may allow the use of smaller DC supply capacitors. A new modified dead-beat current control algorithm is proposed and combined successfully with the 3D-PWM modulation technique in a hardware demonstrator of a complete active filter.
I INTRODUCTION
The growing use of power electronic controlled-equipment is now posing a challenging problem through the presence of harmonics within 3-phase 4-wire power distribution networks. Such systems may supply large variable speed drives and high-power phase-controlled rectifiers installed in large office buildings, they now also supply large numbers of relatively low-power single-phase, harmonic generating appliances, such as PCs, microwave ovens, and fluorescent lighting incorporating electronic ballasts. With many operating simultaneously, the harmonic components may accumulate to significant levels at the Point of Common Coupling (PCC). Consequently they cause disturbances to the PCC voltage, and give rise to undesirable effects in distribution equipment such as increased losses, resonance and even damage. Load imbalance is a distinct effect causing fundamental and harmonic zero-sequence currents in the neutral line which are added to triplen harmonics generated by single-phase non-linear loads. A recent investigation conducted by the authors on a university building power network [1] revealed the severity of load current unbalance and harmonic contaminations.
Power electronic-based compensators are effective in eliminating harmonics and compensating reactive power, yet most reported work considers their use in balanced three-phase systems; applications for unbalanced threephase four-wire systems such as those at distribution level have received less attention. The limited reported research concentrates mainly on two-level [2 -5] or diode-clamped multi-level inverters (DCMI) [6 -8] .
This paper presents a new three-phase four-leg flying capacitor inverter for active power filtering in three-phase four-wire unbalanced distribution systems. Although the characteristics of the flying-capacitor multi-level inverter (FCMI) are well known and reported [9, 10] , the three-phase four-leg configuration has received little or no consideration. Its main advantage is in having the fourth leg specifically for managing the neutral-line current, which improves stability and utilisation of the DC-bus voltage, as well as increasing zero-sequence output capability.
Control of a multi-level three-phase four-leg FCMI is challenging since it has many more switching states for the same output voltage vectors than other topologies with the same number of levels. 3D-Space Vector Modulation (SVM) techniques have been proposed over recent years [7, 8, 11, 12] and in particular R. Zhang et al.
developed a 3D-SVM algorithm for two-level four-leg inverters [11] , where the proposed method employed the α-β-0 coordinate system. Dai et al. have subsequently reported their development of 3D-SVM and Direct 3D-PWM schemes for both four-leg diode-neutral-point clamped multilevel Inverters (DCMI) and their three-leg counterpart with a centre-split capacitor [7, 8] . Developments in multi-level 3D-SVM include algorithm simplification through elimination of the Clarke transform, giving rise to the so-called natural or a-b-c coordinate system [12, 13] .
However, all these methods were still exclusively applied to DCMI circuits. For the control of FCMIs with four phase legs, the sequence of switching vectors should be arranged taking into account the current direction, the capacitor voltages at different levels and the desired reference voltage vector. The design is particularly challenging during transient states when the current direction is uncertain and voltage values may depart significantly from their balanced levels. This paper presents a new 3D-PWM scheme dedicated to FCMIs of four-leg. The method embeds a closed-loop voltage balancing scheme into the Direct 3D-PWM algorithm. The proposed methods can select the most suitable switching sequence to generate desired output voltage waveforms for compensating imbalance in a three-phase four-wire system, and simultaneously minimise the fluctuation of inverter capacitor voltages at each level. This scheme has been applied to a practical 10 kVA, 450 V three-level four-leg Flying Capacitor Multilevel Inverter (FCMI)-based active power filter. A new control scheme which combines deadbeat operation with the derivative of the reference current is developed for eliminating both harmonics and unbalanced load current. The active power filter (APF) architecture and the principle of its control scheme are described. Comparison of this proposed scheme with previous published work has been made. Practical evaluations show its steady state and transient operations for a typical unbalanced nonlinear load which validates fully this new APF device and the control algorithm.
II. FCMIS FOR THREE-PHASE FOUR-WIRE SYSTEMS
Three-phase inverters, regardless of their topology and number of levels, can be used in a 3-Phase 4-Wire System either as a three-phase three-leg circuit with split dc capacitor for neutral point connection, or a three-phase four-leg with the last leg as the neutral leg [2] . For flying capacitor multi-level inverters these configurations are shown in Fig. 1 . Both can be used as power conditioners though the four-leg one requires more switching devices, gate drivers and protection circuits. The phase inductors between the grid lines and inverter limit the harmonic currents due to fast switching. A three-level FCMI is used here as an example, although the principles are general.
With the circuit in Fig. 1 The key feature for a 3-level, 4-leg converter is that the neutral point (point V N in Fig. 1(b) ) is no longer at a nominally fixed potential relative to the DC bus line (N in Fig. 1(a) 
, are much more numerous than for any other topologies with the same numbers of legs and levels. They are listed in Table I, alongside the equivalent states for the DCMI topology. It can be seen that the 4-leg FCMI has a total of eight different switching states realising the required output voltage vector, while the DCMI which has only two.
Likewise the multiplicity of available switching states of a 4-leg FCMI escalates faster with the number of levels than it does for a DCMI, as shown in Table II . This diversity of states of the FCMI introduces a large degree of freedom in converter control, but complicates the modulation procedure as compared with the DCMI circuit. 
III. DIRECT 3D-PWM SCHEME FOR THREE-PHASE FOUR-LEG FCMI
Control of a 3-phase 4-leg FCMI for unbalanced operation is more intricate due to a large number of switching states overlapping as shown in the previous section. Changes of FCMI terminal voltage due to load variations and unbalance would cause cell and dc-bus capacitor voltages to fluctuate which, in turn, would worsen the terminal voltage performance. 3D-SVM algorithms combined with capacitor voltage balancing are developed and described below.
A. Direct 3D-SVM Scheme
In 3D-SVM the zero component of the output voltage vectors is considered and the switching vectors are in three-dimensional (α-β-0) space, hence a structure is formed encompassing a number of triangular and hexagonal planes. 
The resulting normalised vector is then decomposed into two components: an offset vector, v OFF , and a two-level vector, v 2L ; the former is found by taking the integer part of the normalised reference vector and hence we have
The two-level vector values correspond directly to the PWM duty cycles of the corresponding phase legs, and the offset vector values indicate the normalised levels to switch between.
B. 3D-SVM for 4-Leg FCMI with Closed-Loop Capacitor Voltage Balance
With the fourth leg added, the number of available switching vectors increases greatly for FCMI topology; for example, a 3-level 4-limb FCMI has 256. However, the number of unique output voltage vectors generated by the new configuration only increases to 65, as shown in Table II . Thus, when an output voltage vector is commanded, a wide choice of switching vectors is presented, each with a differing neutral-leg output. Selection is made firstly by It is subsequently applied to each of the three phase leg references as well. Consequently, there is no effect on the resultant phase-neutral output voltages as it is cancelled at the neutral point. The technique stems from carrier based implementations of traditional SVM, using a common offset voltage for active vector centralisation and giving improved THD performance [14] .
For the criteria of cell capacitor balancing two vector selection schemes may be applied. The first enables natural capacitor voltage balancing [15, 16] . However this scheme is slow and cannot cope with large load variations. The alternative closed loop scheme should be employed which uses the measured intermediate flying capacitor voltages as well as the phase leg currents to select the most suitable switching state to either charge or discharge each capacitor whilst maintaining the required output voltage. The flowchart for the 3D-SVM with closed-loop capacitor voltage control for the FCMI of either the 3-leg or 4-leg configuration is given in Fig. 3 . Initially the reference magnitudes of phases A, B and C are set equally to 80 V pk ; after 0.1s, the reference voltage of Phase C is suddenly decreased to 20 V pk . The modulation index change is reflected in the load current waveforms for both topologies (Figs. 4 (a1) and (a2) ). As expected, the reduction in Phase C reference causes the current in this phase to reduce accordingly; this action creates a subsequent imbalance between the three phases and the neutral line current increases as a result. Observing the load current magnitude in the 4-leg case (Fig. 4 (a2)) after the imposed imbalance at 0.1s, Phases A and B remain unchanged, and Phase C reduces proportionally with the commanded reference. However, in the 3-leg case (Fig. 4 (a1) 
IV. A PRACTICAL FOUR-LEG FCMI-based ACTIVE POWER FILTER
A practical active power filter using the above 3-level-4-leg FCMI and Direct-3D PWM scheme was constructed to test for effective harmonic elimination under unbalanced load conditions.
A. The 3-phase 4-leg 10 kVA FCMI
The 4-leg FCMI circuit diagram is as shown in Fig. 1(b) , the experimental test rig is shown in Fig. 5(a) and specifications are listed in Tables III -V 
B. Harmonic Elimination Control Scheme
This 4-leg FCMI can also be used as a shunt-connected APF for eliminating harmonic components and unbalanced load current on a distribution network. The system block diagram is shown in Fig. 7(a) . The most important elements are software for harmonic and unbalanced current extraction and current control algorithms, which are implemented using the DSP device for 3D-PWM and are described below.
The algorithm must ensure harmonic, zero and negative sequence current components are extracted from the load current. The distinct characteristics exhibited by fundamental and harmonic frequencies in the rotating frame Fig. 7(b) . Detailed explanations are given elsewhere [17] . The extracted harmonic currents form the reference vector for APF.
For current control, previous published work on APF uses mainly conventional PID control schemes [21] . Here the well-known deadbeat control scheme is used as it has benefits of fast dynamic response and high computational efficiency. In this application the algorithm samples the filter output current and calculates the required voltage control value using the extracted harmonic current as the reference and the model of the system which is a threephase low-pass filter between the PCC and the AC terminals of FCMI. Assuming the PCC voltage of constant magnitude and frequency, the FCMI AC-side voltage vector at the next sample can be calculated as
where ) (k e  denotes the PCC voltage vector, ) (
denotes the reference current vector at the current sample time extracted by the scheme in Fig. 7(b) , f R and f L are filter parameters. This algorithm works well for tracking constant or slowly varying reference variables. However in this application, the extracted harmonic reference current varies continuously and often rapidly from one sample to the next due to load variations. Thus, the reference current applied for control voltage calculation at the current sample interval may differ significantly from its actual value at the next sample. This mismatching causes errors in harmonic current cancellation and was discussed in some previous publications [21, 22] . This problem can only be tackled by taking into account the rate of change of the reference current. In ref [21] , a conventional PID controller is used for a current source-based APF; the addition of the derivative term overcomes the delay in reference current calculation. In [22] , two additional terms are added to the voltage signal calculation, i.e. reference current error at the present sample and that at the last sample. This makes the algorithm complicated and it is difficult to select the two scaling factors for these terms. In this work only the rate-of-change of the reference current at the current sample instant is calculated and the result added to the original reference value, thus the new reference current vector for the deadbeat controller is given as
where τ c denotes the scaling factor which must be carefully tuned. Thus the modified formula for calculating FCMI voltage vector at the next sample instant is changed to
The voltage vector obtained at every sample is used as the modulating signal for the 3D-PWM scheme described in Section III. The flowchart of the software for the harmonic extraction and control schemes, together with the direct 3D PWM algorithm and capacitor voltage balancing, is as shown in Fig. 8 and the total execution time per sample is recorded as 43μs.
C. Experimental Test
The experimental test of FCMI active power filter (APF) was performed using a hardware load which emulates features of an unbalanced network with harmonics. It consists of a three-phase full-bridge rectifier and a switchable single-phase one, with DC-side resistance loads of 10 Ω and 25 Ω respectively. The experimental setup is illustrated in Fig. 7 , where the APF output terminals are connected to the three-phase network common coupling point (PCC) via a set of filter inductors. The three-phase unbalanced and distorted load currents measured at the PCC are shown in Fig. 9(a) . The injected APF injected compensating current and the resultant current seen from the source-side of the PCC for all three phases are shown in Figs. 9(b) and 9(c). The source currents are clearly shown being adequately compensated by the APF, both in terms of harmonic distortion and unbalance, when compared with the original measured harmonic load current ( Fig. 9(a) ); after compensation they are near-sinusoidal. Fig. 9(d) shows the excellent transient response due to the modified deadbeat control scheme when the single phase nonlinear load is suddenly switched in representing an abrupt change of the harmonic conditions. A large transient increase in load current is observed, attributable to the initial charging of the output capacitor C DC (across load R 1PH in Fig. 7 ). The APF responds promptly by injecting a large compensating current pulse into the PCC; consequently, the disturbance imposed on the source current is minimal, demonstrating a good dynamic performance of the proposed APF control scheme. Fig. 10 compares the frequency spectra of the phase A uncompensated load current with the compensated source current showing clear suppression across all harmonic frequencies. The Total Harmonic Distortion (THD) factor is reduced from 26% without compensation to about 6% after the compensation. This result is comparable with that reported in ref [21] which achieved a THD of around 5% using a 2-level 3-leg current source-based active power filter, but the latter is only for harmonic elimination under balanced load condition. 
